Abstract. In this paper, the signal collected by WM8731 that is a high resolution analog to digital controller (ADC) is set to establish custom NIOS II central processing unit (CPU) and peripheral controlling in the system on a programmable chip (SOPC) Builder, systems developing tool, of Altera Quartus II that is a developing software. The design and realization of ADC based on FPGA is designed, ran, compiled and simulated in Quartus II. The Design and Realization of ADC Based on field programmable gate array (FPGA) combines the advantages of embedded system and FPGA and provides a new design method of digital signal processing system of high performance. The improved method is proved to be effective.
Introduction
With the development of microelectronic technology, the design of electronic system is design of SOPC based on large scale FPGA instead of using various integrated circuit(IC) to carry out printed circuit board (PCB) board. At the same time, the rapid development of electronic design automatic (EDA) tools is also makes it is possible to realize the design of the whole system from the behavior algorithm level to the physical structure level implemented on FPGA [1] . And Quartus II and NIOS II introduced by Altera company provide great convenience for realizing the SOPC system based on embedded IP core of FPGA.
In this paper, the signal collected by WM8731 that is a high resolution analog to ADC is set to establish custom NIOS II CPU and peripheral controlling in the system on SOPC Builder, systems developing tool, of Altera Quartus II which is a developing software. The design and realization of ADC Based on FPGA is designed, ran, compiled and simulated in Quartus II.
Design and Realization of ADC based on FPGA
The signal collected by WM8731 is set to establish custom NIOS II CPU and peripheral controlling in the system on SOPC Builder based on FPGA.
The overall system block diagram of ADC based on FPGA is shown in Fig. 1 . The general ADC has 8bits, 10bits, 12 bits, 14 bits and 16 bits. In order to obtain good linearity and high resolution of the instrument, ADC with 12 bits to 16 bits are required to collect the data of signal [2] . WM8731 supports digital audio signal from16 bits to 32 bits and realizes sampling rate range 8 kilohertz to 96 kilohertz. It can directly convert the very weak input [3] signal received from the sensor into a serial digital signal without an external instrument amplifier. The WM8731 with 16 bit is used in this paper.
Design of hardware of WM8731 based on FPGA. The digital audio interface of WM8731 is the input and output interface. I2S mode, right justified mode, left justified mode and DSP mode are supported by the transmission of serial data. These modes are selected by word control. By selecting transmission mode, WM8731 is permitted to work in normal mode. The complete description of VHDL [4] is omitted according to the timing of WM8731 operating in normal mode.
Simulation of WM8731. In Quartus II [5] it is designed, compiled and emulated. Simulation waveform of WM8731 is shown in in Fig. 2 .
Figure 2. Simulation waveform of WM8731
The VHDL code of WM8731 is compiled and simulated in Quartus II. The simulation waveform is shown in figure 5 . The results show that when the BCLK is high, the converted data, -12 , 22, -5, are output by ADCDATA. The simulation results show that the controlling conversion and output can be realized well.
The encapsulated Module Diagram of WM8731.The encapsulated module diagram of WM8731 is shown in Fig. 3 . In this paper, the custom NIOS II central processing unit (CPU) and peripheral are established by the system on a programmable chip (SOPC) Builder, systems developing tool, of Altera Quartus II, developing software, and meet the requirements of the processor system. SOPC Builder configures embedded processing chip of high integrated SOPC system by loading NIOS II core and peripheral interfaces. NIOS II processor is a complete software development suite, including a compiler. Integrated development environment (IDE), JTAG debugger, real-time operating system (RTOS) and TCP/IP protocol stack and so on.
The hardware design flowchart of NIOS II CPU. Using powerful system developing tool of SOPC Builder of Altera and the design software, Quartus II and NIOS IDE, the design of NIOS II CPU can be completed.
The flow chart of NIOS II CPU is shown in Fig. 4 . The design of hardware of NIOS II is consist of serial peripheral interface PIO, serial UART, timer, SDRAM external memory, SRAM and Flash external memory. The hardware design of NIOS II CPU mainly includes graphical user interface (GUI) and program generated by system. PTF files that describe the system are created by GUI. Each component of GUI can also provide its own configuration graphical user interface. The program generated by system generates a description of HDL for the target device. Given the limited space, the program generated by system is not listed here.
The graphical user interface is shown in Fig. 5 . 
Conclusions
Quartus II provides a complete multi-platform design environment and is a comprehensive system design environment. Quartus II combining with SOPC Builder and NIOS II IDE provides a complete SOPC solution, makes designer to develop system conveniently and reflects the outstanding advantages of EDA tools in the designing system. The improved method is proved to be effective.
